The detailed fabrication method of free-standing nanopore arrays.
A. Low-stressed Si 3 N 4 deposition and patterning
Starting from a (100) Si wafer, a 100 nm-thick low-stressed Si 3 N 4 layer was deposited on the top and bottom sides using low pressure chemical vapor deposition (LPCVD). The topside nitride layer was then spin-coated (3000 rpm for 30 sec) with S1813 positive-tone photoresist (Shipley), 
B. KOH anisotropic Si etching
Before KOH etching, the Si wafer was cleaned with a piranha solution, a 1:1 mixture of sulfuric acid and hydrogen peroxide, for 10 min and subsequently dipped in a buffered oxide etchant (BOE) for 10 sec to remove the thin chemical oxide. The wafer was then immersed in 25 wt% solution of KOH in water at 80 o C. The Si wafer was etched until the Si 3 N 4 layer was exposed from the backside of Si wafer, creating a free-standing Si 3 N 4 layer with dimensions ranging from 50 × 50 μm 2 to 300 × 300 μm 2 . The wafer was then cleaned in deionized water for 10 minutes to remove any residual KOH solution and dried with an N 2 stream.
membrane sealing the backside of the patterned Si wafer to create a bottom reservoir, uncured PDMS was spin coated on a plain Si wafer at 500 rpm for 10 sec. The following curing and cleaning processes were same as used for microfluidic flow cell.
